A Scalable Approach for Supporting Streaming Media: Design, Implementation and Experiments


*Department of Information and Communication Technology University of Trento, Via Sommarive 14, I-38050 Povo, Trento, Italy
**TRETEC S.r.l., Via Solteri 38, 38100 Trento, Italy
*Control and Computer Engineering Department, Politecnico di Torino Corso Duca degli Abruzzi, 24, 10129 Torino, Italy

Abstract

Future Internet traffic will be dominated by on-demand streaming media flows, such as IPTV, 3D/HD video, gaming, virtual reality, and many more. Consequently, future network architectures will need to implement scalable IP packet switching capable of offering predictable performances to such applications. Our recent experimental work demonstrated how an IP network can be implemented without "stopping" the serial bit streams. The deployed switch is very simple, scalable to 10-100 terabits per second in a single chassis, and suitable for all optical implementation. The implemented testbed uses only off-the-shelf optical and electronic components and was completed in 9-month.

1. Introduction

Demand growth for various services to home Internet users will increase the need for transmission and switching capacity 100-fold in 10-year. One likely scenario is that the future Internet will be dominated by applications such as (3D/HD) video on-demand, high quality videoconferencing, distributed gaming, (3D/HD) virtual reality, and many more. These applications generate traffic that is either by nature streaming or can be effectively mapped into streaming and handled as such (e.g., large file transfer).

This paper presents a scalable testbed, shown in Fig. 1, demonstrating a method known as pipeline forwarding ([1]-[3]) that is particularly suitable to carry streaming media applications over the Internet.

Two streaming video flows are generated by a video server (to the left), transported, with deterministic delay without loss, through a network of one router and two multi-terabit/s switches (all implementing pipeline forwarding) and delivered to two different video clients. IP packets carrying video samples are transported unchanged as a whole end-to-end. Namely, no change can be seen by observing packets flowing on any link of the testbed as only conventional IP packets encapsulated into Ethernet frames travel across the network testbed. More recently, the same video demonstration was set up on a similar testbed with six multi-terabit/s switches and 100 km of fiber. Notice that notwithstanding its limited size, the testbed is fully representative of a real-life network scenario likely to be implemented in the initial deployment phases of pipeline forwarding, as discussed in Section 3 and depicted in Fig. 2.

In essence what the testbed demonstrates is a scalable technology (10-100 Terabit/s switching capacity in a single chassis) and network architecture for supporting and engineering (UDP-based) streaming traffic, while elastic (e.g., TCP-based) traffic is kept unchanged and unaffected. Proper and efficient support of streaming UDP-based applications is getting increasingly important due to the fact that more and more streaming media traffic over the Internet is using UDP. Such applications need a minimum level of service quality in order to operate properly and current approaches to offer controlled quality based on the Differentiated Services (DiffServ) model combined with over-provisioning do not scale as they assume that differentiated traffic is much smaller compared to the entire network capacity. On the other hand, approaches based on the Integrated Services (IntServ)
model have proven not to scale due to the high complexity and processing requirements associated with packet scheduling algorithms, such as packet-by-packet generalized processor sharing (PGPS) [4], a.k.a. weighted fair queuing (WFQ). Moreover, PGPS and other similar well known scheduling algorithms [5], such as, class based queuing, weighted round robin and others, cannot combine optimal delay and resource utilization efficiently (see detailed discussion in [6]). In summary, existing asynchronous packet switching approaches require (very) large buffer (i.e., a lot of “stopping” of the serial bit stream) without the necessary performance guarantees. Conversely, pipeline forwarding demonstrated by the presented testbed provides service guarantees (deterministic delay and jitter, no loss) for (UDP-based) constant bit rate (CBR) and variable bit rate (VBR) streaming applications without requiring overallocation and while enabling the realization of (very) low complexity, highly scalable IP switches. Moreover, pipeline forwarding does not affect in any way support for elastic (e.g., TCP-based) traffic, i.e., existing applications based on “best-effort” services.

Section 2 focuses on pipeline forwarding, which is the technology underlying the testbed, by presenting pipeline forwarding operating principles and how it can be used to support streaming media without “stopping” the serial bit stream. Section 3 discusses the multimedia system that can utilize this testbed architecture. Then the testbed is described in Section 4, which provides design, implementation, and some measurements, while concluding discussion is presented in Section 5.

2. Underlying Principles and Technologies

2.1. Pipeline Forwarding

Pipeline forwarding is a known optimal method that is widely used in computing and manufacturing. The necessary requirement for pipeline forwarding is having common time reference (CTR). In this design UTC (coordinated universal time) is used for CTR, consequently, the method used in the testbed is called UTC-based pipeline forwarding ([1]-[3]).

In UTC-based pipeline forwarding all packet switches are synchronized, while utilizing a basic time period called time frame (TF). The TF duration ($T_f$) may be derived, for example, as a fraction of the UTC second received from a time-distribution system such as the global positioning system (GPS) and, in the near future, Galileo. Today, time cards with 1 PPS (pulse per second) UTC with accuracy of 10-20 ns are available from various vendors. These cards are small and cost around $100 each.

TFs are grouped into time cycles (TCs) and TCs are further grouped into super cycles, each super cycle lasts for one UTC second. TFs are partially or totally reserved for each flow during a resource reservation phase. The TC provides the periodicity of the reserved flow. This results in a periodic schedule for IP packets to be switched and forwarded, which is repeated every TC.

In pipeline forwarding, a synchronous virtual pipe (SVP) is a predefined schedule for forwarding a pre-allocated amount of bytes during one or more TFs along a path of subsequent UTC-based switches. A hierarchical resource reservation model can be used to set-up SVPs, which enables multiple component SVPs to be aggregated in larger, possibly pre-provisioned, SVPs in the core of the network.

UTC-based forwarding guarantees that reserved real-time traffic experiences: (i) bounded end-to-end delay, (ii) delay jitter lower than two TFs, and (iii) no congestion and resulting losses. These properties are ensured also when multicasting is implemented, as described in [2]. Moreover, it is worth highlighting that TFs are virtual containers; consequently, packets can extend beyond the time boundaries of a TF.

Two implementations of the pipeline forwarding were proposed: Time-Driven Switching (TDS) and Time-Driven Priority (TDP). Time-driven switching (TDS) was proposed to realize sub-lambda or fractional lambda switching (FLS) in highly scalable dynamic optical networking [1], which requires minimum optical buffers. In this context, TDS has the same general objectives as optical burst switching and optical packet switching: realizing all-optical networks with high wavelength utilization. TFs can be viewed as virtual containers for multiple IP packets that are switched at every TDS switch based on and coordinated by the UTC signal. Header processing is not required, which results in low complexity (hence high scalability) and enables optical implementation. Scheduling through a switching fabric is based on a pre-defined schedule, which enables the implementation of a simple controller. Moreover, low-complexity switching fabric architectures, such as Banyan, can be deployed notwithstanding their blocking features, thus further enhancing scalability. In fact, blocking can be avoided during schedule computation by avoiding conflicting input/output connections during the same TF. Previous results [1] show that (especially if multiple wavelength division multiplexing channels are deployed on optical links
between fractional \( \lambda \) switches) high link utilization can be achieved with negligible blocking using a Banyan network without speedup.

Time-driven priority (TDP) \cite{3}\cite{6} implements UTC-based pipeline forwarding combined with conventional IP routing: routing and forwarding may be based on either the conventional IP destination-address-based routing (as mentioned above), or multi-protocol label switching (MPLS), or any other technology of choice.

2.2. Non-pipelined Traffic

Non-pipelined (i.e., non-scheduled) IP packets, i.e., packets that are not part of a SVP (e.g., IP best-effort packets), can be transmitted during any unused portion of a TF, whether it is not reserved or it is reserved but currently unused. Consequently, links can be fully utilized even if flows with reserved resources generate fewer packets than expected. A large part of Internet traffic today is generated by TCP-based elastic applications (e.g., file transfer, e-mail, WWW) that do not require a guaranteed service in term of end-to-end delay and jitter. Such traffic can be dealt with as non-pipelined and can benefit from statistical multiplexing.

When the network is highly loaded and almost fully booked, unused capacity between almost fully reserved TFs might be smaller than the size of queued non-pipelined packets. In such situation, non-pipelined queues cannot be emptied and a fraction of link capacity is wasted. This can be avoided by applying non-disruptive preemptive priority. The data link layer at the transmitting end of a link splits non-pipelined packets over multiple frames fitting in the unused bandwidth at the end of subsequent TFs. The receiving end of the link reassembles the received fragments. For example, an extension of Multilink PPP in the time domain could be deployed to this purpose.

2.3. Control Plane

A signaling protocol must be deployed for selecting (scheduling) and booking (resource reservation) the TF in which packets belonging to a given flow should be forwarded by each router. Existing standard protocols and formats should be used whenever possible. Various solutions have been proposed for distributed scheduling in pipeline forwarding networks \cite{7} and the generalized MPLS (G-MPLS) control plane provides signaling protocols suitable for their implementation. In the most popular provisioning models, such as ATM User-Network Interface and Integrated Services, applications signal their QoS requirements to the network for each flow (usually called micro-flow); queuing algorithms used in these cases have to maintain status information for each micro-flow, which is not scalable. Although it provides per-micro-flow service guarantees, pipeline forwarding does not require per-micro-flow status in intermediate nodes, thus having similar provisioning scalability as the DiffServ model, where micro-flows are aggregated in traffic classes within the network to improve scalability.

3. Multimedia System Architecture

Fully benefiting from UTC-based pipeline forwarding requires providing network nodes and end-systems with a CTR and implement network applications in a way that they use it to maximize the
quality of the received service. However, the Internet is currently based on asynchronous IP packet switches and IP hosts. Thus, especially in an initial deployment phase, UTC-based pipeline forwarding must coexist and interoperate with current asynchronous packet switches, hosts and applications (e.g., IP video-phones, video-streaming servers and clients, etc.). This is achieved with a network architecture such as the one depicted in Fig. 2, which is also realized in the presented testbed shown in Fig. 1. In such network scenario, senders generate asynchronous multimedia traffic that passes through an asynchronous access network towards a TDP domain (in the presented testbed, depicted in Fig. 1, the TDP network encompasses a single router). Edge TDP routers are connected to traditional asynchronous IP routers through a SVP (synchronous virtual pipe) interface that controls access to the pipeline forwarding network by policing and shaping the incoming traffic flows, i.e., asynchronous packets are stored in a buffer waiting for their previously evaluated forwarding TF.

4. Testbed

4.1. Testbed architecture and components

The network architecture for streaming media applications presented in the previous sections has been demonstrated by building the testbed for video distribution shown in Fig. 1. The main components of the testbed are:

1) Asynchronous streaming sources (audio, video and text) implemented by a video server;
2) TDP router that represents a TDP domain at the backbone edge; the TDP router acts both as edge router encompassing a SVP interface and as an interface to the TDS backbone;
3) 25km single-mode optical fiber;
4) Two TDS switches that are constructed with Mindspeed M21151/6 switch boards, with nominal switching capacity of each M21151/6 is 400 Gb/s;
5) FPGA-based controller for scheduling the operation of two M21151/6 (implementing a two stage Banyan interconnection network, which is scalable to 10 Tb/s switching capacity);
6) Streaming media receivers for separately playing the two video streams transmitted from the asynchronous streaming sources.

Time parameters (i.e., TF duration of 100 μs and TC size of 100 TFs) are configured at the TDP router and the two TDS switches. The switches are configured by the switch controller by means of a simple graphical user interface (GUI). Multi mode fiber is used for the
optical links between TDP router and first TDS switch and between second TDS switch and end-systems. The two TDS switches are connected by 25 km single mode fiber. (We comment that recently we managed to successfully “loop” 3-time through the network in Fig. 1, which effectively constitutes 6-node TDS network with total 100 km of single mode fiber; and without “stopping” the serial bit stream! This implies that our approach can be deployed without buffering in almost all metropolitan network scenarios.)

Two asynchronous video flows are generated by the streaming media source, as is shown in Fig. 1, and transmitted to the SVP interface within the TDP router. The streaming video packets are then forwarded via an optical link by the TDP router through Gigabit Ethernet (GE) transceivers to the first TDS switch during different predefined TFs. Specifically, TF 5 and TF 15 belong to one SVP while TF 6 and TF 16 belong to another SVP. The optical signal entering the first TDS switch is converted to an electrical one, switched by the first stage and forwarded to the second switching stage through an electrical connection. Then the video streams are transmitted as an optical signal, through a single mode optical fiber link of 25 km, to the second TDS switch that routes each video stream to a different output. Then the separated video streams are forwarded to two receivers through optical links of an arbitrary length. Video flows are therefore multiplexed on the first and second link they traversed, but TDS ensures that video packets reach their corresponding destination with deterministic delay (with no jitter), i.e., during TF 6 and TF 16 and during TF 7 and TF 17 respectively, as showed in Fig. 1. Switching of all three switching boards and network interfaces are synchronized with the 1PPS (pulse per second) signal received from three different GPS receivers.

4.2. TDP router: the SVP interface

Generically, in a router data plane packets are moved from input ports to output ports going through three modules that perform input processing, forwarding, and output processing. Thus, the same was realized in FreeBSD-based TDP router. The operations to be performed by a TDP router in each module are discussed in the following.

Edge routers need to shape asynchronous traffic entering the TDP/TDS network. Consequently, their input module corresponding to SVP interfaces (i.e., interfaces not connected to a pipeline forwarding node) comprise mechanisms to classify incoming packets, identify the data flow they belong to, and select a TF in which they will be forwarded according to the current resource reservation setup. The evaluated forwarding TF determines the output buffer where packets will be stored by the output module. DummyNet, a FreeBSD filtering extension module using programmable rules was used in the SVP interface implementation to classify incoming asynchronous data flows and store packets up to one TF before output modules fetch them for transmission.

The forwarding module processes packets according to the specific network technology; specifically, in the presented prototype packet routing and forwarding is based on IP. No modification is required to the forwarding module of a router when adding TDP as it is simply a packet-scheduling technique.

The output module implements a per-TF, per-output queuing system, where packets to be forwarded during the same TF through the same interface are buffered in the same queue. The queue in which each packet is stored is determined by both the input module, which decides the forwarding TF, and the forwarding module, which selects the output interface. The output module is also responsible for the timely transmission of all the packets stored in the queues corresponding to the current TF. The TDP output module is implemented as just another scheduling discipline within the alternate queuing (ALTQ) framework for FreeBSD.

The UTC is provided to the router using a Symmetricom bc637PCI-U GPS receiver PCI card [8] that can generate interrupts at a programmable rate ranging between less than 1 Hz to 250 kHz (1PPS (pulse per second) and 4 μs). Two global variables added to the FreeBSD kernel to hold the current TF and TC number are updated whenever these interrupts occur. The current version of the prototype does not include signaling functions, i.e., that TFs and TCs are statically allocated by manual configuration. Nevertheless, the prototype does not loose the generality and utmost attention was paid to accurately avoid any design limitations or assumptions that could prevent signaling functions from being implemented in the testbed in the future.

4.3. TDS switch implementation

Fig. 3 and Fig. 4 show a photograph and a block diagram of the implemented TDS switch, respectively, which has three major parts:
- GPS receiver (for UTC time signal): an EPSILON Board OEM II [8] provides accurate and stable time and frequency signals for synchronization.
- Switch controller: an Opal Kelly XEM3001 module [10] is used for implementing the FPGA (field programmable gate array) based switch controller. The XEM3001 consists of an EEPROM, a USB microcontroller, a PLL, and a 400,000-gate Xilinx Spartan-3 FPGA (XC3S400-4PQ208C) sub module.
- Switching fabric: as graphically depicted in Fig. 4, the switching fabric is implemented as a network of interconnected Mindspeed M21151/6 switching boards [11]. Each board is a low-power CMOS, high-speed 144 x 144 crosspoint switch (400 Gb/s switching capacity) with integrated Clock Data Recovery (CDRs), input equalization, and built-in system test and broadcasting features. Each CDR is preceded by a programmable input equalizer.

![Fig. 3. TDS switch photograph](image)

![Fig. 4. TDS switch block diagram](image)

The communication between the controller and the M21151/6 boards has three important signals: classification address, data path, and strobe signal as shown in Fig. 4. The FPGA-based controller is connected to a PC via a USB 2.0 link. Control data, configured from GUI or retrieved from disk, are downloaded by the PC and stored (or updated) in a memory implemented in the FPGA prior to the actual operation of the switch. Multiple finite state machines (FSMs) are implemented in the FPGA. Each FSM coordinates one Mindspeed board. All FSMs are coordinated using UTC time received by the controller as 1PPS and 10 MHz signals.

Implementing the switch prototype and debugging the entire testbed required specific component level and system level performance measurements and validation. Data integrity has been validated at the output of each switch (i.e., location 1 and location 4 highlighted in Fig. 1) by matching the eye pattern with a standard Gigabit Ethernet 1000 base SX/LX test mask [12]. The result is shown in Fig. 5 for location 1 and location 4 from a snapshot of the screen of an oscilloscope. The signal received at the measurement point is sampled by the oscilloscope and its value plotted on the screen, one yellow dot for each sample. The rectangles and hexagon drawn on the screen reproduce the transmitted eye mask defined in Section 38.6.5 of [12]; the signal is conformant, hence can be correctly received by a compliant receiver, as long as its plotted measures do not touch these geometrical shapes. Note worthily, the measurement at point 4 shown in Fig. 5(b) was performed after 25 km of single mode fiber. In addition each data link, including switch boards and optical transceivers (GBIC), has been tested for bit error rate (BER) from 0.1 to 3.0 Gb/s, in order to allow for high safety margins.

![Fig. 5. Eye Pattern at (a) location 1 in Fig. 1 and (b) location 4 in Fig. 1](image)

4.4. System integration

Our testbed consists of a software TDP router and a high speed TDS switch that are interconnected. Once the software and hardware components were interconnected, serious investigation of synchronization, specifically bit synchronization, between various components have been performed. Because a small drift in alignment between the switches and the TDP router can cause packets misrouting loss, inducing bad performance. The harder task would be required in case of placing the switch
and TDP router far apart from each other, then it is necessary to test the precise inter-synchronization via GPS and link delay alignment.

Since a PC running FreeBSD is not a real-time system, this is probably not an optimal solution for the presented testbed where the TDP router forwarding to the TDS switch is required to react precisely within a few μs. As a matter of fact, some inherent uncertainties in a non-real-time operating system running on a non-real time architecture lead to variable unpredictable delay (in handling the GPS interrupts, GE interrupts, latency going through the PCI bus) that occasionally can be much larger than expected. Therefore, it is potentially much challenging for combining the TDP router operation with the TDS switches that are switching rapidly on a very short time scale.

One of the solutions for the future testbed can be hard-coding TDP scheduling in a specialized hardware box with built-in GE/10GE controller to enable a high-loaded Gb/s-speed pipeline forwarding network testbed.

Nevertheless, in summary, within our current scope — i.e., with proper TF durations, at the expense of industrial robustness, and with limited traffic — the FreeBSD-based router is a low-cost, sufficient device that is able to properly operate with the TDS switches in some scenarios that are meaningful for a testbed of this novel communication architecture.

5. Discussion

Implementing UTC-based pipeline forwarding in a switch that is scalable to multi-terabit/s switching capacity and experimenting with it on a testbed fully reproducing a real-life network scenario has been a rewarding experience. The implementation success is a direct outcome of the simplicity of the pipeline forwarding method. The beauty is that the simplicity of this realization did not compromise two most desired performance properties for the future Internet: (1) switching scalability to 10 Tb/s in a single chassis and (2) predictable performance for streaming media and large (content) file transfers.

Furthermore, although the presented prototype is based on optically interconnected electronic switches, the serial bit streams are never "stopped"; i.e., the transmitted bits are neither digitized nor digitally stored. In recent experiments it was possible to transmit the serial bit streams through six nodes and 100 km of fiber without "stopping" them. This is significant as it demonstrates that the deployed technology is suitable for providing ultra-scalable switching capacity in metropolitan area networks with minimum cost.

Note that Cisco’s top-of-the-line router, CRS-1, has 640 Gb/s per chassis [the announcement of 92 Tb/s should be divided by 2 (for counting input and output separately) and then by 72 chassis’s], which represent a factor of 2 improvement after 5 years of development. So if the Internet traffic is doubling every, say, 18 months there is a real switching bottleneck on the horizon.

6. References